
FPGA Resource Consumption
III-52 Slave Controller – IP Core for Xilinx FPGAs
The EtherCAT IP core resource consumption figures for typical EtherCAT devices are based on
EtherCAT IP Core for Xilinx FPGAs Version 2.04a, Xilinx ISE 12.4, and Xilinx Spartan-3E or Spartan-6
devices.
Table 16: EtherCAT IP Core configuration for typical EtherCAT Devices
NOTE: Register preset medium and large including MII Management Interface. All devices have 2 MII ports, DC is
32 bit wide.
Table 17: EtherCAT IP Core resource consumption for typical EtherCAT Devices
Commenti su questo manuale