
Ethernet Interface
Slave Controller – IP Core for Xilinx FPGAs III-69
9.2.1 MII Interface Signals
The MII interface of the IP Core has the following signals:
EtherCAT
device
MII_RX_CLK
nMII_LINK
MII_RX_DV
MII_RX_ERR
MII_RX_DATA[3:0]
MII_TX_ENA
MII_TX_DATA[3:0]
MII_TX_CLK
MII_TX_SHIFT[1:0]
Figure 28: MII Interface signals
Table 35: MII Interface signals
Input signal provided by the PHY if a 100 Mbit/s (Full
Duplex) link is established (alias LINK_MII)
Receive error (alias RX_ER)
Transmit enable (alias TX_EN)
Transmit data (alias TXD)
Transmit Clock for automatic TX Shift compensation
Manual TX Shift compensation with additional registers
Commenti su questo manuale